[1]
Nguyen, A.-T. et al. 2018. A Low Area AES Encryption Core with Silicon Demonstration in 180nm CMOS Process.
Old Journal
. 131C (Nov. 2018), 76–81.