[1]
A.-T. Nguyen, V.-L. Dao, and V.-P. Hoang, “A Low Area AES Encryption Core with Silicon Demonstration in 180nm CMOS Process”, old, no. 131C, pp. 76–81, Nov. 2018.