A Configurable Direct Delta-Sigma Converter for Frequency Division Duplex (FDD) Bands from 0.4 GHz to 3.6 GHz
Main Article Content
Abstract
This paper presents a novel design of 5th order direct delta-sigma receiver for multi-band multi-standard wireless applications. The receiver is designed to cover Frequency Division Duplex (FDD) bands from 0.4 GHz to 3.6 GHz with a configurable bandwidth of 3.84 MHz (WCDMA), and 9.0/13.5/18/37 MHz (LTE-10M/15M/20M/37M) complying with 3GPP specifications. The configuration is implemented and controlled by a digital controller. System modelling in MATLAB is carried out to tune the key design parameters aiming to optimize noise figure (NF) and linearity of the receiver. The post-simulation results of the receiver show a good match with that of the MATLAB receiver model, an NF of 2.5 dB, an in-band (IB) third-order intercept point (IIP3) of −15 dBm, an out-of-band (OOB) IIP3 of 0 dBm, and a peak signal-to-noise-and-distortion ratio (SNDR) of 58 dB. The receiver is designed in 65-nm CMOS technology with a 70 mA static current and a 1.2 V voltage supply.
Keywords
Continuous time, delta-sigma, multi-band, multi-standard, RF ADC, RF sampling, oversampling, wideband receiver
Article Details
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
References
[1]. X. Liu and A. Nejdel, A 65 nm CMOS wideband radio
receiver with ΔΣ-based A/D-converting channel-select
filters, IEEE Journal of Solid-State Circuits, vol. 51,
no. 7, pp. 1566-1578, July 2016
https://doi.org/10.1109/JSSC.2016.2553022.
[2]. M. T. Nguyen, C. Jabbour and V. T. Nguyen, A
flexible receiver using ΔΣ modulation, 2016 IEEE
International Symposium on Circuits and Systems
(ISCAS), 2016
https://doi.org/10.1109/ISCAS.2016.7527535.
[3]. M. Englund, K. B. Östman, O. Viitala, M. Kaltiokallio,
K. Stadius, K. Koli and J. Ryynänen, A programmable
0.7–2.7 GHz direct ∆Σ receiver in 40 nm CMOS, IEEE
Journal of Solid-State Circuits, vol. 50, no. 3, pp. 644-
655, March 2015
https://doi.org/10.1109/ISSCC.2014.6757517.
[4]. M. T. Nguyen, C. Jabbour, S. M. Homayouni, D.
Duperray, P. Triaire, V. T. Nguyen, System design for
direct RF-to-digital ∆Σ receiver, IEEE Transactions on
Circuits and Systems I: Regular Papers, vol. 63, no. 10,
pp. 1758-1770, October 2016
https://doi.org/10.1109/TCSI.2016.2589542.
[5]. K. Koli, S. Kallioinen, J. Jussila, P. Sivonen and A.
Parssinen, A 900-MHz direct delta-sigma receiver in
65-nm CMOS, IEEE Journal of Solid-State Circuits,
vol. 45, no. 12, pp. 2807-2818, December 2010
https://doi.org/10.1109/JSSC.2010.2075270.
[6]. 3GPP, Digital Cellular Telecommunications System,
Mobile Station Conformance Specification, 2013.
[7]. 3GPP, LTE; Evolved Universal Terrestrial Radio
Access (E-UTRA); User Equipment Radio
Transmission and Reception, 2013.
[8]. 3GPP, Universal Mobile Telecommunications System;
User Equipment Radio Transmission and Reception
(FDD), 2013.
[9]. L. Duipmans, R. E. Struiksma, E. A. M. Klumperink,
B. Nauta, F. E. v. Vliet, Analysis of the signal transfer
and folding in N-path filters with a series inductance,
IEEE Transactions on Circuits and Systems I: Regular
Papers, vol. 62, no. 1, pp. 263-272, January 2015
https://doi.org/10.1109/TCSI.2014.2354772.
[10]. B. K. Thandri and J. Silva-Martinez, A robust
feedforward compensation scheme for multistage
operational transconductance amplifiers with no Miller
capacitors, IEEE Journal of Solid-State Circuits, vol.
38, no. 2, pp. 237-243, February 2003
https://doi.org/10.1109/JSSC.2002.807410.
[11]. R. Baird and T. Fiez, Linearity enhancement of
multibit ΔΣ A/D and D/A converters using data
weighted averaging, IEEE Transactions on Circuits
and Systems II: Analog and Digital Signal Processing,
vol. 42, no. 12, pp. 753-762, 1995
https://doi.org/10.1109/82.476173.
[12]. B. Xia, S. Yan, and E. Sanchez-Sinencio, An RC time
constant auto-tuning structure for high linearity
continuous-time ΔΣ modulators and active filters,
IEEE Transactions on Circuits and Systems I: Regular
Papers, pp. 2179-2188, 2004
https://doi.org/10.1109/TCSI.2004.836852.
receiver with ΔΣ-based A/D-converting channel-select
filters, IEEE Journal of Solid-State Circuits, vol. 51,
no. 7, pp. 1566-1578, July 2016
https://doi.org/10.1109/JSSC.2016.2553022.
[2]. M. T. Nguyen, C. Jabbour and V. T. Nguyen, A
flexible receiver using ΔΣ modulation, 2016 IEEE
International Symposium on Circuits and Systems
(ISCAS), 2016
https://doi.org/10.1109/ISCAS.2016.7527535.
[3]. M. Englund, K. B. Östman, O. Viitala, M. Kaltiokallio,
K. Stadius, K. Koli and J. Ryynänen, A programmable
0.7–2.7 GHz direct ∆Σ receiver in 40 nm CMOS, IEEE
Journal of Solid-State Circuits, vol. 50, no. 3, pp. 644-
655, March 2015
https://doi.org/10.1109/ISSCC.2014.6757517.
[4]. M. T. Nguyen, C. Jabbour, S. M. Homayouni, D.
Duperray, P. Triaire, V. T. Nguyen, System design for
direct RF-to-digital ∆Σ receiver, IEEE Transactions on
Circuits and Systems I: Regular Papers, vol. 63, no. 10,
pp. 1758-1770, October 2016
https://doi.org/10.1109/TCSI.2016.2589542.
[5]. K. Koli, S. Kallioinen, J. Jussila, P. Sivonen and A.
Parssinen, A 900-MHz direct delta-sigma receiver in
65-nm CMOS, IEEE Journal of Solid-State Circuits,
vol. 45, no. 12, pp. 2807-2818, December 2010
https://doi.org/10.1109/JSSC.2010.2075270.
[6]. 3GPP, Digital Cellular Telecommunications System,
Mobile Station Conformance Specification, 2013.
[7]. 3GPP, LTE; Evolved Universal Terrestrial Radio
Access (E-UTRA); User Equipment Radio
Transmission and Reception, 2013.
[8]. 3GPP, Universal Mobile Telecommunications System;
User Equipment Radio Transmission and Reception
(FDD), 2013.
[9]. L. Duipmans, R. E. Struiksma, E. A. M. Klumperink,
B. Nauta, F. E. v. Vliet, Analysis of the signal transfer
and folding in N-path filters with a series inductance,
IEEE Transactions on Circuits and Systems I: Regular
Papers, vol. 62, no. 1, pp. 263-272, January 2015
https://doi.org/10.1109/TCSI.2014.2354772.
[10]. B. K. Thandri and J. Silva-Martinez, A robust
feedforward compensation scheme for multistage
operational transconductance amplifiers with no Miller
capacitors, IEEE Journal of Solid-State Circuits, vol.
38, no. 2, pp. 237-243, February 2003
https://doi.org/10.1109/JSSC.2002.807410.
[11]. R. Baird and T. Fiez, Linearity enhancement of
multibit ΔΣ A/D and D/A converters using data
weighted averaging, IEEE Transactions on Circuits
and Systems II: Analog and Digital Signal Processing,
vol. 42, no. 12, pp. 753-762, 1995
https://doi.org/10.1109/82.476173.
[12]. B. Xia, S. Yan, and E. Sanchez-Sinencio, An RC time
constant auto-tuning structure for high linearity
continuous-time ΔΣ modulators and active filters,
IEEE Transactions on Circuits and Systems I: Regular
Papers, pp. 2179-2188, 2004
https://doi.org/10.1109/TCSI.2004.836852.